Structured Formal Verification of a Fragment of the IBM S/390 Clock Chip
نویسندگان
چکیده
منابع مشابه
PLL modeling and verification in a cycle-simulation environment
Recent advances in technology, computer architecture, and automated design environments have ushered in a new era of computer design in which large complex servers such as the S/390 G5 Parallel Enterprise ServerTM can be delivered with times to market once reserved for low-end systems such as single-user workstations and personal computers. Yet, the time to market is inversely proportional to c...
متن کاملFunctional formal verification on designs of pSeries microprocessors and communication subsystems
This paper discusses our experiences and results in applying functional formal verification (FFV) techniques to the design of the IBM pSeriest microprocessor and communication subsystem. We describe the evolution of FFV deployment across several generations of this product line, including tool and algorithmic improvements, as well as methodological improvements for prioritizing the portions of ...
متن کاملSelf-timed interface for S/390 I/O subsystem interconnection
A high-speed interface has been designed for interconnection of the S/390 I/O subsystem to the IBM S/390 G5 processor. The self-timed interface (STI) provides high bandwidth, greater communication distances, and simpler timing within the S/390 servers than traditional interfaces. The STI communicates between the memory bus adapter and the expanded S/390 I/O subsystem, which now includes the new...
متن کاملThe role of two-cycle simulation in the S/390 verification process
Microprocessor design techniques have evolved to a point where large systems, such as S/390@ servers, can be constructed using relatively few, but very complex, applicationspecific integrated circuits (ASICs). Delivery of a quality design in a timely fashion requires that several design activities progress simultaneously, with different types of verification used within the various design disci...
متن کاملFunctional verification of a frequency-programmable switch chip with asynchronous clock sections
An integral part of the IBM eServer z990 I/O subsystem is the self-timed interface (STI) switch chip. The STI switch is an application-specific integrated circuit (ASIC) designed to provide high I/O connectivity and high bandwidth within the system. The complexity of the functional verification of the STI switch chip is inherent in the implementation of seventeen logical clock domains and the s...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1998